

● PRINTER RUSH ●
(PTO ASSISTANCE)

Application : 10/634,576 Examiner : P. BAKER GAU : 2188

From: R. M. TATELL Location: IDC FMF FDC Date: 10/19/05

Tracking #: EPM 10/634,576 Week Date: 8/1/05

| DOC CODE | DOC DATE | MISCELLANEOUS |
|---|----------------|--|
| <input type="checkbox"/> 1449 | _____ | <input type="checkbox"/> Continuing Data |
| <input type="checkbox"/> IDS | _____ | <input type="checkbox"/> Foreign Priority |
| <input checked="" type="checkbox"/> CLM | <u>6/20/05</u> | <input type="checkbox"/> Document Legibility |
| <input type="checkbox"/> IIFW | _____ | <input type="checkbox"/> Fees |
| <input type="checkbox"/> SRFW | _____ | <input type="checkbox"/> Other |
| <input type="checkbox"/> DRW | _____ | |
| <input type="checkbox"/> OATH | _____ | |
| <input type="checkbox"/> 312 | _____ | |
| <input type="checkbox"/> SPEC | _____ | |

[RUSH] MESSAGE: ORIGINAL CLAIM 19 IS INCOMPLETE. IT ENDS WITH A SEMI-COLON.

*THANK You
Rem*

[XRUSH] RESPONSE: _____

Corrected.

INITIALS: JBH

NOTE: This form will be included as part of the official USPTO record, with the Response document coded as XRUSH.

REV 10/04

a plurality of control logic devices coupled to the memory system board and configured to facilitate the transition of the memory sub-system from the redundant mode of operation to the non-redundant mode of operation, and further configured to facilitate the transition of the memory sub-system from the non-redundant mode of operation to the redundant mode of operation.

17 (original). The computer system, as set forth in claim 16, wherein the host controller comprises error detection logic configured to detect errors in the data stored in the memory cartridges.

18 (original). The computer system, as set forth in claim 16, wherein the host controller comprises a plurality of drivers configured to drive the plurality of control logic devices.

19 (original). The computer system, as set forth in claim 16, wherein the indicator comprises a plurality of light devices, each of the plurality of light devices coupled to a light emitting diode and configured to illuminate in response to error detection.

JBT
(0-21-05)

20 (original). The computer system, as set forth in claim 16, wherein each of the plurality of memory cartridges comprises a plurality of memory modules.

21 (original). The computer system, as set forth in claim 20, wherein each of the plurality of memory cartridges comprises four memory modules.